

Evolution of IC, CPU, ISA and MCUs

Session #4

MCUs and their Selection


What had we seen in Session #1?

- Journeyed through how technology evolved in last 80 years (From Mechanical computing to today's computing using ICs)
- Learnt how it progressed from Semiconductor to Diode, Transistors, LSI Logic ICs, ALUs, Memory, First processor, First MCU



What had we seen in Session #2?

- Journeyed through the evolution of CPU Memory Architecture
- We learnt what are all the major blocks available within an MCU and why they are there and how does that shapes the performance of an MCU






Summary of Session #2

- Von Neumann / Harvard / Modified Harvard
- Prefetch / Cache / TCM
- DMA
- DSP and FPU
- NVIC
- Pipelining
- Bus Protocols and Bus Matrix

Recap

What had we seen in Session #3?

- Journeyed through how the ISA evolved
- How IP suppliers like ARM enhance ISA with ISA extensions, Accelerators and how MCU vendors differentiate using their own accelerators



<https://www.geeksforgeeks.org/computer-organization-architecture/microarchitecture-and-instruction-set-architecture/>

Summary of Session #3

- Foundations: ISA vs. Microarchitecture,
- RISC vs. CISC:
- RISC (ARM, RISC-V)
- The Evolution of ARM Execution: ARM State, Thumb, Thumb-2
- CPU Extensions (ARM Standard)
- Accelerators for specific functions (ARM, Vendor Proprietary : Outside the CPU)
- The Software Bridge: CMSIS & HAL

What are we going to cover in Session #4

1. Examples of MCUs available from Silicon Vendors with their own custom CPU design
2. CPU IP Licensing model and why it is winning today? What is the value add coming from CPU IP designers like “arm”?
3. Examples of MCUs with Licensed CPU IPs and how the silicon vendors differentiate?
4. MCU Benchmarking Why, What and How?
5. Glance at few Top MCU Vendors – Market knowledge
6. Selection of MCU for a given application

MCUs with custom CPU

Early Era (1970s–1990s): Each Company Built Its Own Core

- In the early MCU era, semiconductor companies developed **their own proprietary CPU cores**.
- **Reasons:**
 - CPU design complexity was manageable
 - Differentiation was achieved through **unique architectures**
 - Software ecosystems were small

- **Each vendor controlled:**
 - CPU architecture
 - tools
 - ecosystem
- **Examples:**
 - Intel-8051; Motorola-68HC11; NXP-DSP56800E/EF Core; Microchip Technology-PIC Microcontrollers; Renesas -RX microcontrollers; Infineon Technologies-TriCore; Texas Instruments-MSP430, C2000

Popular Digital Signal Controller MCUs for motor control

1) Microchip	dsPIC33
2) Texas Instruments	C2000 (TMS320F28x)
3) NXP	56F
4) Renesas	RX72T
5) Infineon	XMC (ARM CPU)
6) ST Microelectronics	STM32H7 (ARM CPU)

Out of six, first four of them uses proprietary CPU and first three of them are early DSCs to market

Common Features:

- High performance CPU
- Single cycle MAC
- CORDIC, Trigonometric accelerators
- High speed ADC
- Motor control PWM
- Integrated PGA, Comparators

What are the Pros and Cons of a CPU vendor like TI / ST / NXP designing their MCUs with their own CPU design?

What impacts the custom CPU based MCUs may have with customers?



Challenges with Proprietary Cores approach

Challenge	Impact
Toolchain development	Expensive
Software ecosystem	Limited
Developer adoption	Harder
Architecture maintenance	Costly

- Maintaining multiple Custom CPU core designs within a semiconductor company is a costly and even time-consuming process.
- For customers, changing from one MCU vendor to another due to lead time and cost was not easy due to incompatible software libraries.

CPU IP Licensing model for MCUs

What could be the Pros and Cons of CPU IP Licensing model?



CPU IP Licensing model for Microcontrollers

What are the PROs of CPU IP Licensing?

- Minimized R&D Overhead for MCU Vendors (Both cost and time)
- Enables MCU vendors to focus more on Specialized Differentiation
- Accelerated Time-to-Market for MCU vendors, also for end customers as well
- Software Ecosystem Synergy maintained by the CPU IP seller. Common Software Ecosystem across multiple MCU vendors
- Easier Mitigation of Vendor Lock-in for end customers

Popular MCU IP Sellers

- **Arm Limited (The Market Leader)**: Cortex-M, Cortex-R series
- **Synopsys (DesignWare & ARC-V)** : ARC-V portfolio for functional safety ISO 26262 using RISC-V ISA
- **SiFive (RISC-V Pioneer)** : leading commercial provider of RISC-V IP
- **Andes Technology, Taiwan** : AndeStar architecture and a wide array of RISC-V cores
- **Cadence Design Systems (Tensilica)** : "Xtensa" processors
- **Nuclei System Technology, China** : RISC-V, Low-latency, real-time MCU cores that compete directly with the Arm Cortex-M series

Major CPU IP seller - Arm

- **Arm Ltd.** Is a leader in CPU IP sales for broad range of Microcontrollers as of 2026.
- Instead of selling ready MCU ICs, ARM sells **CPU IP cores**.
- Semiconductor companies can:
 - Buy CPU IP for MCU from Arm
 - integrate it into their own MCU/SoC

- **Example ARM cores used in MCUs:**
 - ARM Cortex-M0 / M0+
 - ARM Cortex-M3
 - ARM Cortex-M4
 - ARM Cortex-M7
 - ARM Cortex-M33
 - ARM Cortex-M55
 - ARM Cortex-M85
- For example, licensing an ARM Cortex-M33 core involves upfront licensing fees (potentially \$1M–\$10M for traditional, or lower with Arm Flexible Access) and ongoing royalties, typically 1%–2% of the chip's selling price. Flexible Access offers \$75k–\$200k/year options for design access, with fees due at manufacturing

What do you think the CPU IP licensing company like ARM can bring to the table?



Areas that a CPU design company focus on - # 1

ARM Cortex-M cores are engineered to balance **small silicon area, low power, high performance, deterministic real-time behavior, and a scalable ISA** for modern embedded systems.

1. Gate Count Optimization

- Designed to **scale from very small silicon footprints (~10k gates)** to high-performance cores.
- **Minimal logic for entry-level cores (e.g., ARM Cortex-M0).**
- Optional blocks (FPU, MPU, DSP, caches) allow **configurable complexity.**

2. Power Efficiency

- **Energy per instruction optimization** through efficient pipelines.
- Advanced **clock gating and sleep modes.**
- Low-power instruction execution for IoT applications.
- Example: ARM Cortex-M0+ optimized for ultra-low power.

Areas that a CPU design company focus on - # 2

3. Performance Scaling

- Increasing pipeline sophistication and clock frequencies.
- **DSP instructions and optional floating-point support.**
- High-performance designs such as ARM Cortex-M7 with **caches.**

4. Efficient Instruction Set Architecture

- Load/store RISC architecture for **simple and predictable execution.**
- **Thumb / Thumb-2 instruction sets** improve **code density.**
- Large register file reduces memory accesses.

Areas that a CPU design company focus on - # 3

5. Deterministic Real-Time Behavior

- **Low interrupt latency** and predictable execution timing.
- Hardware features such as:
 - NVIC (Nested Vectored Interrupt Controller)
 - tail-chaining for fast interrupt handling.

6. Security Integration

- Hardware isolation using **TrustZone for ARMv8-M**.
- **Secure boot and debug protection.**
- Example: ARM Cortex-M33.

Areas that a CPU design company focus on - # 4


7. DSP and AI Acceleration

- DSP instructions for signal processing.
- **Vector extensions** such as **Helium** in: ARM Cortex-M55. (For Machine Learning)
- ARM Ethos NPUs (AI inference at edge)

8. Modular and Scalable Architecture

- Cortex-M family spans multiple MCU tiers:
 - ultra-low cost
 - mainstream embedded
 - high-performance real-time systems.

ARM Processor family



ARM Cortex M family of CPUs - 2026

Core	Year	Architecture	Pipeline	Max Clock	FPU	DSP	TrustZone	TCM	Helium	Primary Market
Cortex-M0	2009	ARMv6-M	2-stage	50 MHz	✗	✗	✗	✗	✗	Ultra-low cost sensors
Cortex-M0+	2012	ARMv6-M	2-stage	48 MHz	✗	✗	✗	✗	✗	Ultra-low power IoT
Cortex-M1	2007	ARMv6-M	3-stage	FPGA dependent	✗	✗	✗	✗	✗	FPGA soft core
Cortex-M3	2004	ARMv7-M	3-stage	120 MHz	✗	✗	✗	✗	✗	General purpose
Cortex-M4	2010	ARMv7E-M	3-stage	300 MHz	Optional	✓	✗	✗	✗	DSP motor control
Cortex-M7	2014	ARMv7E-M	6-stage	600 MHz	Optional	✓	✗	✓	✗	High performance
Cortex-M23	2016	ARMv8-M Base	2-stage	64 MHz	✗	✗	✓	✗	✗	Secure IoT low power
Cortex-M33	2016	ARMv8-M Main	3-stage	250 MHz	Optional	✓	✓	✗	✗	Secure IoT mainstream
Cortex-M35P	2018	ARMv8-M Main	3-stage	200 MHz	Optional	✓	✓	✗	✗	Tamper resistant
Cortex-M55	2020	ARMv8.1-M	4-stage	500 MHz	✓	✓	✓	✗	✓	ML inference IoT
Cortex-M85	2022	ARMv8.1-M	5-stage	1 GHz	✓	✓	✓	✓	✓	Highest performance

ARM Cortex M CPU selection - The Three Key Decision Questions

Three questions to narrow the core choice rapidly:

- **Question 1 — Do you need TrustZone security?**

- If yes — M23, M33, M35P, M55, or M85 only.
- If no — any core is eligible.

- **Question 2 — Do you need floating point or DSP?**

- If yes — M4, M7, M33, M35P, M55, M85 — all support DSP extensions. (FPU is optional on M4, M7, M33, M35P — mandatory on M55, M85.)
- If no — M0, M0+, M3, M23 are sufficient and lower cost.

- **Question 3 — Do you need ML inference on device?**

- If yes — M55 (Helium) or M85 (Helium + TCM + highest performance). If moderate ML — M4 or M7 with CMSIS-NN integer quantized inference is often sufficient.
- If no ML — M4 or M7 based on performance requirement.

CoreMark Performance by Core

Core	Typical Clock	CoreMark Score	CoreMark /MHz	Notes
Cortex-M0	48 MHz	~112	~2.33	No DSP — limited pipeline
Cortex-M0+	48 MHz	~112	~2.33	Same ISA as M0 — lower power
Cortex-M3	120 MHz	~408	~3.40	Thumb-2 — no DSP
Cortex-M4	168 MHz	~566	~3.37	DSP + optional FPU — ART accelerator
Cortex-M7	480 MHz	~2014	~4.20	TCM + cache — higher than expected
Cortex-M33	250 MHz	~750	~3.00	TrustZone overhead visible
Cortex-M55	500 MHz	~2400+	~4.80	Helium boosts CoreMark significantly
Cortex-M85	1000 MHz	~6000+	~6.00+	Highest performance Cortex-M

ARM Cortex M Vs R family - 2026

Feature	Cortex-M (Microcontroller Profile)	Cortex-R (Real-Time Profile)
Design Goal	Low power, low-cost embedded control	High reliability real-time systems
Typical Architecture	Thumb / Thumb-2 ISA	ARM + Thumb-2 ISA
Memory Model	Tightly coupled memory or Flash	Cache + tightly coupled memory
Real-time capability	Good	Very high deterministic performance
Safety features	Optional Memory Protection Unit (MPU)	ECC, lockstep CPUs
Clock speed	Tens to few hundred MHz	Hundreds of MHz
Typical applications	IoT, consumer electronics, industrial control	Automotive safety systems, storage controllers

From CPU IP to MCU/SoC silicon

Companies like TI / ST / NXP / Infineon / Renesas buys the license to use specific ARM CPU.

So, what more they do with it to make an MCU?



From CPU IP to final MCU/SoC

The SoC is assembled from three categories of IP blocks:

- **Category 1 — ARM IP** : Cortex-M4 CPU core. NVIC. SysTick. MPU. CoreSight debug. FPU. DSP unit. ICode bus port. DCode bus port. System bus port.
- **Category 2 — ARM AMBA IP** : AHB-Lite bus components. APB bridge. Bus matrix — **ARM provides reference design but vendor typically customizes.**
- **Category 3 — MCU Vendor IP** : Flash controller + ART Accelerator. SRAM banks. DMA1 controller. DMA2 controller. Clock tree + PLL. GPIO controller. UART1/2/3/6. SPI1/2/3. I2C1/2/3. USB OTG FS. ADC1/2/3. Timers TIM1 through TIM14. DAC. CRC unit. RNG. Crypto (on some variants). Package + ESD protection.

The ratio of ARM IP to vendor IP — by silicon area

- CPU core (IP from Arm) — 10 to 15% of total die area.
- Vendor peripherals + memory — 85 to 90% of total die area.
- So, different MCU vendors have huge opportunity to value add with their own expertise / differentiate

What MCU Vendor Adds around the ARM CPU #1

- **Flash memory** — size, process technology, access time, wait state counts. Vendor designs the Flash controller, the wait state logic, the read width.
- **Prefetch buffer and instruction cache** — ART Accelerator (ST), prefetch unit (Infineon), no cache (some NXP). Entirely vendor-designed.
- **SRAM** — size, banking strategy, number of slave ports on the bus matrix. Vendor decides how many banks, whether they are independently accessible, whether they have ECC.

What MCU Vendor Adds around the ARM CPU #2

- **AHB Bus Matrix** — number of matrices, master port assignments, slave port assignments, arbitration scheme. ARM provides the AHB-Lite interface specification only, not the matrix.
- **DMA controllers** — number, stream count, channel mapping, FIFO depth, burst capability. Entirely vendor-designed.
- **Clock tree** — PLL design, maximum frequency, prescaler options, clock source flexibility. Vendor designs the entire clock distribution network.

What MCU Vendor Adds around the ARM CPU #3

- **Peripheral set** — UART, SPI, I2C, CAN, USB, Ethernet, ADC, DAC, timer, PWM. Every peripheral is vendor-designed IP — or licensed from a third-party IP vendor.
- **Power management** — sleep modes, stop modes, standby modes, wakeup sources, supply voltage range. Entirely vendor-designed.
- **Vendor-specific accelerators** — ST CORDIC and FMAC, NXP PowerQuad, Infineon CCU8 and MATH unit, Nordic PPI and EasyDMA. Not ARM IP — vendor IP.

Other additions from MCU Vendors

- Package and pinout — QFP, BGA, QFN — pin count, alternate function mapping etc.,.
- Operating temperature range qualification— commercial, industrial, automotive
- SDK and HAL — STM32CubeMX, nRF5 SDK, MCUXpresso, XMC Lib.
- IDE and toolchain integration — STM32CubeIDE, SEGGER Embedded Studio, MCUXpresso IDE. Vendor-developed or vendor-partnered.
- Community, documentation, application notes, reference designs.

Summary: Where MCU Vendors differentiate today?

Even if two MCUs use the same CPU core as **ARM Cortex-M33**, they can behave very differently because of the specific MCU manufacturer's:

- Flash technology
- analog capabilities
- process node
- Own ARM accelerators
- All peripheral designs
- Overall power management

**Can the specs of
ADC, DAC, PGA
Flash, Features of
Motor control PWM
be the same across different
MCU vendors?**



Importance of MCU Vendor's process technology

Technology Area	What the Process Enables	Impact on MCU Performance
Embedded Flash Technology	Specialized non-volatile memory cells integrated into the logic process	Determines program memory density, read speed, endurance cycles, and firmware update reliability
Analog Integration Capability	Additional transistor types and passive components optimized for analog circuits	Enables accurate ADCs, DACs, amplifiers, PLLs, and sensor interfaces
Non-Volatile Memory Options	Support for different embedded memory technologies (Flash, EEPROM, FRAM, MRAM)	Influences power consumption, write speed, data retention, and endurance
SRAM Architecture	Optimized SRAM cell design within the fabrication process	Affects RAM density, access speed, and leakage power
Reliability & Qualification	Process optimizations for temperature tolerance, radiation resistance, and long lifetime	Required for industrial and automotive applications
Process Node Selection	Choice of semiconductor technology node (e.g., 180 nm, 130 nm, 90 nm)	Balances cost, analog performance, memory integration, and power consumption

Three MCUs shortlisted.

All Cortex-M4.

All 168 MHz.

All from reputable vendors.

Datasheets look similar.

How do I quickly know the individual MCU's performance?



MCU Benchmarking

How to know the true performance of an MCU?





MCU benchmarking is the process of measuring a microcontroller's performance, energy efficiency using standardized tests (e.g., CoreMark, ULPBench). It helps developers compare different MCUs to select the best option for projects requiring high performance, low power consumption, or specific peripheral capabilities.

- The answer for benchmark is not the datasheet. The answer is actual measurement.
- But measurement of what? and how? and whose measurements can you trust?
- That's exactly what this section answers.

Tier 1 — EEMBC Certified Scores (Highest Trust)

- EEMBC — Embedded Microprocessor Benchmark Consortium — is an independent third-party organization that certifies MCU benchmark scores.
- Their certification process requires full disclosure of compiler, compiler flags, memory configuration, and clock settings.
- A certified score has been independently verified by EEMBC's lab.



Benchmark database – Public data

- CoreMark — general integer CPU performance: 
<https://www.eembc.org/coremark/scores.php>
- ULPMark-CP — active compute energy efficiency: 
<https://www.eembc.org/ulpmark/scores.php>
- SecureMark-TLS — TLS cryptographic throughput: 
<https://www.eembc.org/securemark/scores.php>
- MLPerf Tiny — machine learning inference on MCUs: 
<https://mlcommons.org/en/inference-tiny-10/>

Tier 2 — Vendor Published Scores (Trust with verification)

- Most major vendors publish CoreMark scores in their datasheets or product pages.
- ST, NXP, Nordic, Infineon, Microchip, and Renesas all publish scores for their flagship devices.
- These are generally accurate but always check the conditions — compiler flags, memory configuration, whether run from Flash or RAM.

Tier 3 — Community Run Scores (Use as Directional Guidance)

- GitHub repositories and embedded community sites contain independently run CoreMark results on many MCUs. These are useful for directional comparison, but conditions vary and results are not certified.
- Notable community resources:
- GitHub coremark results aggregation: 
<https://github.com/eembc/coremark>
- Embench-IoT — an alternative to CoreMark specifically designed for IoT MCUs:  <https://github.com/embench/embench-iot>

Tier 4 — Application Specific Benchmarks (Most Relevant — Run Yourself)

- The most trustworthy benchmark is always the one you run yourself on your specific workload.
- No published benchmark perfectly matches your application.
- CoreMark tells you about integer pipeline efficiency.
- ULPMark tells you about energy.
- Neither tells you how fast your specific FOC algorithm runs on a specific MCU.

Can I run benchmarking code on any Cortex-M

- Yes — and this is one of ARM's greatest practical gifts to embedded engineers.
- Because all Cortex-M cores implement the ARM Thumb-2 ISA — any benchmark code written in standard C compiles runs on any Cortex-M without modification — provided:
 - The benchmark uses only standard C — no vendor-specific libraries.
 - The benchmark uses CMSIS for timing — SysTick or DWT cycle counter — both standardized on all Cortex-M.
- The benchmark is small enough to fit in the target MCU's Flash and SRAM.

<https://github.com/eembc/coremark>

Major MCU Vendors and Their MCU offerings

ST Microelectronics — The [Industrial](#) and overall Ecosystem Leader

Cortex-M Family MCUs: STM32 — F0, F1, F2, F3, F4, F7, H7, L0, L1, L4, L4+, L5, G0, G4, U5, WB, WL, C0 (Cores Used: M0, M0+, M3, M4, M7, M33)

Market Position: [Largest Cortex-M MCU vendor by unit volume. Strongest ecosystem.](#)

What ST Does Better Than Anyone:

- [Ecosystem depth](#) — STM32CubeMX is the industry's best MCU configuration tool. Reduces peripheral initialization from hours to minutes.
- [STM32CubeIDE](#) — a complete free Eclipse-based IDE with integrated debugger, performance analyzer, and power consumption estimator. Zero cost to start development.
- [Community size](#) — the STM32 community on Stack Overflow, GitHub, and dedicated forums is the largest of any MCU family. Critical for junior engineers and students.

Mainstream ▶▶	Ultra-low-power ⌚	High-performance ☆	Wireless 📶
STM32G0 ● 64 MHz Cortex-M0+ 16 to 512 KB flash	STM32U5 ● 160 MHz Cortex-M33 128 KB to 4 MB flash	STM32N6 ● 800 MHz Cortex-M55 4.2 MB RAM	STM32WBA ● 100 MHz Cortex-M33 512 KB to 2 MB flash
STM32C5 ● 144 MHz Cortex-M33 128 KB to 1 MB flash	STM32L5 110 MHz Cortex-M33 32 to 512 KB flash	STM32H7 ● up to 600 MHz Cortex-M7 240 MHz Cortex-M4 64 KB to 2 MB flash	STM32WB 64 MHz Cortex-M4 32 MHz Cortex-M0+ 256 KB to 1 MB flash
STM32C0 ● 48 MHz Cortex-M0+ 16 to 256 KB flash	STM32L4+ 120 MHz Cortex-M4 512 KB to 2 MB flash	STM32H5 ● 250 MHz Cortex-M33 128 KB to 4 MB flash	STM32WB0 ● 64 MHz Cortex-M0+ 192 to 512 KB flash
STM32F1 72 MHz Cortex-M3 16 KB to 1 MB flash	STM32U3 ● 96 MHz Cortex-M33 512 KB to 2 MB flash	STM32F7 216 MHz Cortex-M7 64 KB to 2 MB flash	STM32WL ● 48 MHz Cortex-M4 48 MHz Cortex-M0+ 64 to 256 KB flash
STM32F0 48 MHz Cortex-M0 16 to 256 KB flash	STM32L4 ● 80 MHz Cortex-M4 64 KB to 1 MB flash	STM32F4 180 MHz Cortex-M4 64 KB to 2 MB flash	
Mixed-signal MCUs	STM32U0 ● 56 MHz Cortex-M0+ 16 to 256 KB flash	STM32F2 120 MHz Cortex-M3 128 KB to 1 MB flash	
STM32G4 ● 170 MHz Cortex-M4 32 to 512 KB flash	STM32L0 32 MHz Cortex-M0+ 8 to 192 KB flash		
STM32F3 72 MHz Cortex-M4 32 to 512 KB flash			

● Latest generation

Product Longevity



Longevity Commitment ^



Nucleo boards →
Essential evaluation and prototyping



Nucleo expansion boards →
Featuring ST product technologies



NXP Semiconductors — The **Automotive** and Industrial Leader

Headquarters: Eindhoven, Netherlands

Cortex-M Families: LPC, Kinetis, i.MX RT, S32K (automotive) **Cores Used:** M0, M0+, M3, M4, M7, M33

Market Position: Strong in automotive, industrial, and high-performance crossover MCUs.

What NXP Does Better Than Others:

- **i.MX RT crossover processors** — the i.MX RT series blurs the boundary between MCU and application processor. Performance comparable to Linux-capable application processors — but running bare-metal or RTOS firmware.
- **PowerQuad** — hardware DSP acceleration tightly coupled to the Cortex-M33 via co-processor interface. FFT, FIR, IIR, matrix operations, and transcendental math in hardware.
- **Automotive qualification** — NXP's S32K family targets automotive body electronics, motor drives, and gateway ECUs with AEC-Q100 qualification, ASIL-B functional safety support, and CAN FD.

<https://www.nxp.com/products/processors-and-microcontrollers/arm-microcontrollers/i-mx-rt-crossover-mcus:IMX-RT-SERIES>

Infineon Technologies — The **Industrial and Automotive Specialist**

Headquarters: Munich, Germany

Cortex-M Families: XMC1000, XMC4000, PSoC 4, PSoC 6, TRAVEO (formerly Cypress) **Cores Used:** M0, M0+, M4, M7, M33 **Market Position:** **Strong in industrial motor control, digital power, and automotive body electronics.**

What Infineon Does Better Than Others:

- **XMC4000 motor control hardware** — A complete three-phase FOC system can run with minimal CPU involvement because the hardware peripheral chain handles ADC triggering, conversion, and result storage autonomously.
- **PSoC platform** — Programmable System on Chip — unique in the MCU industry. PSoC 6 combines a Cortex-M4 and Cortex-M0+ with rich programmable analog blocks
- **Automotive depth** — Infineon's TRAVEO T2G family targets automotive body, instrument cluster, and gateway with AEC-Q100 Grade 0 qualification — minus 40 to 150 degrees Celsius — and ASIL-B support.

Nordic Semiconductor — The **Wireless** IoT Specialist

Headquarters: Oslo, Norway **Cortex-M Families:** nRF51, nRF52, nRF53, nRF91 **Cores Used:** M0, M4, M33

Market Position: Dominant in BLE, Thread, Zigbee, and LTE-M/NB-IoT wireless MCUs.

What Nordic Does Better Than Anyone:

- **Radio architecture** — Nordic's proprietary radio hardware implements BLE, Thread, Zigbee, ANT, and 802.15.4 protocols with hardware acceleration for CRC, whitening, address matching, and packet assembly. The CPU does not touch radio packets — the radio hardware handles everything. The application processor stays in deep sleep while the radio runs autonomously.
- **Power management** — Nordic MCUs achieve the lowest system-level power consumption in their class.
- **PPI** — Programmable Peripheral Interconnect; EasyDMA — per-peripheral DMA ; **Zephyr RTOS** — Nordic is the primary corporate contributor to the Zephyr RTOS project.

Renesas Electronics — The **Industrial and Automotive** Giant

Headquarters: Tokyo, Japan **Cortex-M Families:** RA0, RA2, RA4, RA6, RA8 **Cores Used:** M23, M33, M4, M85

Market Position: Strong in Japanese industrial market, first to market with Cortex-M85.

What Renesas Does Better Than Others:

- **First Cortex-M85 MCU** — the Renesas RA8 series was the first commercially available Cortex-M85 implementation. The RA8D1 at 480 MHz with M85 core, Helium MVE, TCM, and 2D GPU targets AI-enabled HMI and smart camera applications that previously required separate AI accelerator chips.
- **Flexible Software Package (FSP)** — Renesas's modern HAL framework for RA family — well-structured, MISRA-C compliant, designed for safety-critical applications. Superior code quality compared to many vendor HALs for safety applications.
- **Security** — the RA family implements ARM TrustZone with Renesas's Secure Crypto Engine — hardware AES, RSA, ECC, SHA, and RNG — plus the KINT key interrupt for physical tamper detection

<https://www.renesas.com/en/products/microcontrollers-microprocessors/ra-cortex-m-mcus>

MCU selection questions

Is MCU selection process a critical one? Why?

How is it going to affect/benefit my product design?



The MCU is the central nervous system of your product

Almost every other design decision

- schematic,
- PCB layout,
- firmware architecture,
- manufacturing test strategy,
- even the product's regulatory approval path

flows downstream from which MCU you chose.

Getting it wrong is expensive in ways that **compound over time**.

Cost of a wrong choice escalates at every stage

- At the concept stage, switching MCUs costs you an **afternoon**.
- At PCB layout stage, it costs a re-spin — **typically \$5K–\$50K** and 4–8 weeks.
- After firmware is written, it costs a **near-complete rewrite**.
- After regulatory certification (CE, UL, ASIL), it can invalidate the **entire certification and restart the clock**.
- In production, a forced MCU swap due to EOL or shortage **can halt your production line entirely**.

Performance fit determines product viability

Underspecifying the MCU

- not enough Flash,
- too slow a core,
- missing an FPU

means you hit a wall mid-development and cannot meet the product spec without a respin.

Overspecifying wastes BOM cost on every unit shipped, forever. At 100K units/year, even \$0.50 of unnecessary MCU cost is \$50K/year in avoidable spend.

Ecosystem determines development speed and risk

A well-supported MCU with

- mature HAL libraries,
- active community,
- good RTOS ports, and
- responsive FAE/Forum support

can **cut firmware development time by 30–50%** compared to a poorly documented alternative.

For a startup or small team, that difference can determine whether you **hit your market window**.

Supply chain and longevity affect business survival

- The 2020–2023 semiconductor shortage showed that MCU selection **without a second-source strategy could idle entire production lines for months.**
- An MCU released in 2005 with a 10-year lifetime guarantee may already be in NRND (not recommended for new designs) or EOL — choosing it today means a **forced redesign in 3 years, right when your product should be in high-volume production.**

MCU Selection Questions – Hard Filters

1. Safety certification required?

IEC 61508 SIL / ISO 26262 ASIL — hard filter, eliminates most families



2. Environment and temperature grade

Industrial / automotive / consumer — sets temp range and AEC-Q100 need



3. Regulatory and compliance requirements

CE, UL, IEC 60730, MISRA-C, functional safety certification path



MCU Selection Questions – Architecture

```
graph TD; A[4. Performance and real-time requirements] --> B[5. Memory requirements]; B --> C[6. I/O count, package and thermal constraints];
```

4. Performance and real-time requirements

CPU core, clock, MIPS, RTOS latency, DSP / FPU / NN / TFT / camera

5. Memory requirements

Flash / ROM program memory, SRAM data memory, external DDR / eMMC need

6. I/O count, package and thermal constraints

GPIO, package type, pin pitch, thermal dissipation, PCB area budget

MCU Selection Questions – Peripherals

7. Communication interface requirements
UART / SPI / I2C / CAN-FD / LIN / USB / 100M-1G Ethernet / RS-485

8. Analog peripheral requirements
ADC (channels, resolution, speed), DAC, comparators, op-amps, PGA

9. Digital peripheral requirements
PWM / timers / encoder / motor control unit, DMA, hardware crypto blocks

MCU Selection Questions – Security, Power

```
graph TD; A[ ] --> B[10. Security requirements  
Secure boot, TrustZone, hardware RNG, key storage, PSA / CC certification]; B --> C[11. Low-power requirements  
Run / sleep / deep-sleep current, wake latency, RTC, battery life budget]; C --> D[ ]
```

10. Security requirements

Secure boot, TrustZone, hardware RNG, key storage, PSA / CC certification

11. Low-power requirements

Run / sleep / deep-sleep current, wake latency, RTC, battery life budget

MCU Selection Questions – Development

```
graph TD; A[ ] --> B[12. Software and RTOS ecosystem]; B --> C[13. Development tools and HW debug support]; C --> D[14. Migration and code portability cost]; D --> E[ ]
```

12. Software and RTOS ecosystem

HAL / BSP quality, RTOS support, motor / power libraries, safety SW stack


13. Development tools and HW debug support

IDE, compiler, JTAG/SWD probe, eval board, license cost, safety tool chain

14. Migration and code portability cost

Porting effort from existing codebase, driver reuse, HAL abstraction layers

MCU Selection Questions – Business



Summary

In short: the MCU choice is a strategic decision, not just a technical one.

- It sets the **ceiling on your product's performance**,
- the **floor on its cost**,
- the **boundary of its certification options**, and
- the **timeline risk of its entire development program**.

That's why the selection process deserves the structured, systematic approach we mapped out — and why rushing it to save a few days of evaluation almost always costs far more later.

